

FIG. 1





FIG. 2A




FIG. 2B




FIG. 3




FIG. 4




FIG. 5






FIG. 6






FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13






FIG. 14




FIG. 15




FIG. 16




FIG. 17





FIG. 18



TO FIRST MRAM DATA REWRITE CONTROLLER

FIG. 20

